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Abstract-This paper presents the small-signal modeling of a 
dual-SEPIC dc-dc converter power stage operating in continuous­
conduction mode using the circuit averaging technique. The 
converter component parasitic resistances are taken into ac­
count. From the small-signal model, the following expressions 
of the converter required to design the outer voltage loop are 
derived: duty cycIe-to-output voltage and input-to-output voltage 
transfer functions, input impedance, and output impedance. A 
design example is given and the characteristics of these transfer 
functions are analyzed. Simulations are performed to verify the 
correctness of the theoretically obtained transfer functions. The 
rCl 
Do 
iot 
L2 
+ 
Vo 
rL2 
C2 + 
RL Va 
rel 
dual-SEPIC converter has four reactive components and yields Fig. I. Circuit of the dual-SEPlC dc-dc converter including inductor and 
transfer functions of order two. A brief discussion on this aspect capacitor parasitic resistances. 
is also provided. 
I. INTRODUCTION 
A dual-SEPle (zeta) converter is the dual to the SEPle 
(single ended primary inductance converter) converter [1]. 
These topologies have found its application in various areas 
such as electronic ballasts, power factor correctors, battery 
chargers, etc. [I] - [5]. Designing control circuits for SEPle 
converters is a challenge since their transfer functions are of 
fourth order [3] - [5]. However, by inspecting the operation of 
the dual-SEPle converter, state equations of order two were 
obtained, forming a motive to develop its small-signal model 
and hence derive the network functions. 
The dual-SEPle dc-dc converter shown in Fig. I is con­
sidered in this paper. The main objectives of this paper are: 
(a) to develop the dc model using circuit averaging technique 
by averaging the steady-state switch current and diode voltage 
waveforms [6] - [8], (b) to develop a small-signal linear model, 
(c) to derive the expressions for the open-loop small-signal 
power stage transfer functions, input and output impedances, 
(d) to validate the theoretical predictions through simulations, 
and (e) to justify how a circuit with four reactive components 
is described by second-order transfer functions. 
This paper is organized as follows. In Section II, the fun­
damental steady-state equations required for circuit averaging 
is presented. The dc, averaged model, the large-signal model, 
and the low-frequency small-signal linear equivalent model 
are developed in this Section. Using the small-signal model, 
the relevant transfer functions are derived in Section III. 
Section IV presents a design example of the dual-SEPle dc­
dc converter and the theoretical results are validated using 
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Fig. 2. Key waveforms of the switching network. (a) Switch current and 
diode voltage during 0 < t <::: DT. (b) Switch voltage and diode current 
waveforms during DT < t <::: T. 
simulations. Finally, a few concluding remarks are presented 
in Section V. 
II. MODEL DEV ELOPMENT 
A. Averaged Circuit Model 
Fig. 2 shows the waveforms of the MOSFET current 'is, 
diode current 'iD, MOSFET voltage vs, and diode voltage 
v D. The waveforms comprise of both dc or averaged and a 
switching frequency components. Using the circuit averaging 
technique, the dc or low-frequency equivalent of the dual­
SEPle converter shown in Fig. 1 is obtained. The circuit 
averaging technique involves averaging the switch currents and 
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Fig. 3. Avefig�ed, dc equivalent model of the dual-SEPlC converter in CCM, 
where ex = D" 
voltages over a single switching time period, The expression 
for average current through the MOSFET S is 
l iT 1 j.
DT 
Is = - isdt = - (hI + h2)dt = D(ILI + h2), 
T o T 0 
(1) 
where D is the duty cycle of the MOSFET. The expression 
for average current through the diode Do is 
l iT 1 
J
T 
ID = - iDdt = - (hI + h2)dt = D'(hl + h2), 
T o T DT 
(2) 
where D' = 1 - D. Therefore, from (I) and (2), the average 
MOSFET current is 
D D 
B. Small-Signal Equivalent Model 
The averaged current and voltage in (3) and (7) can be 
expressed as slowly varying and time-dependent large-signal 
quantities. The large-signal quantities relevant to the averaged 
switching network are dT, iD, is, VD, Vs and represented as 
dT = D+d, 
iL2 = h2 + iZ2, 
is =Is+is, 
VD = VD +Vd, 
VI = VI + Vi , (8) 
where D, ID, Is, VD, and VI are the dc components, while 
d, id, is, Vd, and Vi are the small-signal ac components. Thus, 
the expressions for the large-signal MOSFET current and the 
large-signal diode voltage are 
. dT .  
Z s = JlZL2, T 
dT 
VD = JlVI, (9) T 
where d� = 1 - dT = D' - d. Substituting (8) into (9), we 
get 
D'Is + D'is - Isd - dis = Dh2 + Diz2 + IDd + diz2 
(10) 
Is = -ID = -h2' D' D' 
(3) and 
During the diode conduction interval, the average diode current 
ID is equal to the average current through the inductor L2 is 
h2 equal to the dc load current 10 [I], i.e., 
Vo 
ID =h2 =10 =-. RL 
(4) 
Similarly, the expression for average voltage across the diode 
Do is 
1 j.
T 1 
J
T 
VD = - vDdt = - (VCI + VI)dt = D'(VCI + VI) 
T o T DT 
(5) 
and the average voltage across the MOSFET is 
Vs = � r
T 
vsdt = � r
DT
(VCI + VI)dt = D(VCl + VI). 
T Jo T Jo 
Thus, from (5) and (6), we have 
D D 
VD = D'
Vs = D'
VI, 
(6) 
(7) 
Equations (3) and (7) are the expressions for the averaged 
MOSFET current and diode voltage. The switching network 
can be replaced by controlled current and voltage sources [6], 
[7]. Fig. 3 shows the averaged, dc equivalent model of the 
dual-SEPle converter with its MOSFET replaced by a current­
controlled current source and the diode by a voltage-controlled 
current source. The load resistance can be represented as a 
constant current sink with an average value 10. 
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D'VD + D'Vd - VDd - dVd = DVs + DVi + VId + dVi '  
(II) 
Using (3) and (7) in (10) and (II) yields 
D'is = Isd + dis + Diz2 + IDd + dil2 (12) 
and 
(13) 
The principle of linearization can be applied to the expressions 
in (12) and (13), if and only if the following small-signality 
conditions are satisfied: 
d« D, 
VS « Vs, 
is « Is, 
Vd« VD, 
Vi « VI. (14) 
Thus, (12) and (13) can be approximated to obtain the lin­
ear small-signal MOSFET current is and small-signal diode 
voltage Vd as 
and 
. Is D . h2 h2 D . Zs = D,
d+ D,Zl2 + Jjl
d = 
D'2
d+ D,lZ2 
(15) 
r + 
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Fig. 4. Large-signal linear model of the dual-SEPIC converter in CCM, where 
ex = /5, and f3 = �. 
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Fig. 5. Small-signal linear model of the dual-SEPIC converter in CCM, where 
ex = /5, and f3 = �. 
A complete large-signal linearized model is shown in Fig. 4, 
where the MOSFET is replaced by both dc and ac current 
sources, while the diode is replaced by the dc and ac voltage 
sources. The dc model can be obtained by removing all the 
ac components in Fig. 4 and was shown in Fig. 3. Fig. 5 
shows the small-signal linear model and is used to derive the 
expressions for the various power stage transfer functions of 
the dual-SEPIC converter in CCM. 
III. SM ALL-SIGNAL TR ANSFER FUNCTIONS 
The power stage transfer functions can be derived using 
the small-signal model shown in Fig. 5. The main transfer 
functions required for the outer loop design are: (a) duty cycle­
to-output Tp, (b) input-to-output Mv, (c) input impedance Zi, 
and output impedance ZOo The impedances in the model can 
be lumped and expressed as follows: 
ZL1 = TL1 + sL1, 
1 
ZC1 = TC1 + -C ' s 1 
ZL2 = TL2 + sL2, 
Z - R II 
( 1 ) _ RL(sTc2C2+1) 
L L TC2 + - - . sC2 (RL + TC2)C2S + 1 
A. Duty Cycle-to-Output Voltage Transfer Function 
(17) 
The control transfer function can be determined by letting 
Vi and io to zero in the small-signal model shown in Fig. 5. 
Using the voltage divider principle, we get 
Vo = 
VI ZL d 
D'2 ZL + ZL2 
(18) 
to yield the duty cycle-to-output voltage transfer function as 
Vo VI ZL Tp = d = D'2 ZL + ZL2' 
(19) 
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Substituting (17) into (19), the expression for Tp in the 
standard second-order form is 
1 + _8_ 
T - T s +
wzn T W 
P px s2 + 2�wos + w; 
= pO 1 + � �' 82 , Wo WI 
where 
the gain at dc is 
the natural undamped corner frequency is 
(20) 
(21) 
(22) 
(23) 
the frequency of the zero due to the filter capacitor branch is 
(24) 
and the damping coefficient is 
B. Input-to-Output Voltage Transfer Function 
The equivalent model shown in Fig. 5 can be used to 
evaluate the input-to-output voltage transfer function of the 
dual-SEPle dc-dc converter. We arrive at the required model 
by setting the small-signal sources d and io to zero. Applying 
the voltage divider principle at the output stage, we get 
DVi ZL Vo =--D' ZL+ZL2 
to yield the input-to-output voltage transfer function as 
(26) 
(27) 
Substituting for the impedances given in (17) into (27) results 
in the audio susceptibility as 
S + Wz 1 +..£ 
lvIv = lvIvx 2 2 = lvIvo 1 � 
W., 
82 ' (28) s + 2�wos + Wo + Wo + W;; 
where 
the gain at dc is 
D RL 
lvIvo = - ----D' TL2+RL 
(29) 
(30) 
The remainder of the parameters in (28) have been determined 
in (23), (24), and (25). 
C. Input Impedance 
The equivalent model shown in Fig. 5 can be used to 
determine the expression for the input impedance of the dual­
SEPIC dc-dc converter. The small-signal perturbations d and 
io are reduced to zero. The current through the inductor L2 is 
D 
(31 ) 
The input current ii is 
ii = �,i12 = (�, r ZL :iZL2 (32) 
to yield the expression for the input impedance as 
(33) 
(34) 
where 
(
D'
)
2 
Zix = D 
L2· (35) 
The input resistance at dc is 
ZiO = Zi(O) = RiO :::::: (
D'
)
2 
- RL 
D 
(36) 
and the left-half plane pole is 
(37) 
D. Output Impedance 
A test voltage signal Vt is applied across the load resistance, 
which yields a small-signal current it. By setting the pertur­
bations d and Vi to zero, we obtain the output impedance as 
Zo = 
Vt 
= ZL2ZL 
it ZL2 + ZL 
(38) 
Manipulating (38), one obtains a second-order transfer func­
tion for the output impedance, whose expression resembles 
that of a parallel resonant circuit. The dc gain is 
RLrL2 
Zo(O) = Roo = 
R 
(39) 
L +rL2 
IV. RESULTS 
A. Theoretical Prediction 
A dual-SEPIC converter with the following specifications 
was considered [1]: VI = 28 V, fs = 100 kHz, Po = 60 
W, and Vo = 12 V. Using the design equations presented 
in [1], the values of inductors and capacitors for a nominal 
duty ratio of D = 0.3 were: Ll = L2 = 120 ILH to ensure 
continuous-conduction mode, C1 = 16 ILF, and C2 = 10 fLF. 
The dc and low-frequency winding resistances of the inductors 
Ll and L2 are respectively, rLl = rL2 = 10 mO. The parasitic 
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Fig. 6. Theoretically obtained magnitude plot of duty cycle-to-output voltage 
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Fig. 7. Theoretically obtained phase plot of duty cycle-to-output voltage 
transfer function Tp. 
resistances of the filter capacitors C1 and C2, respectively, are 
rCl = rC2 = 30 mO. 
The magnitude and phase plots of the duty cycle-to-output 
voltage transfer function using (20) as a function of frequency 
are as given in Fig. 6 and Fig. 7, respectively. A dc gain of 
Tpo = 35.79 dB= 58.14 V/V was obtained and the undamped 
natural frequency was observed at fo = wo/27r = 4.5 kHz. 
The frequency of the left-half plane zero was fz = wz/27r = 
530 kHz. The assumed value of rC2 is very small yielding a 
high zero comer frequency. The damping coefficient calculated 
using (25) is � = 1.12 > 1. Therefore, the magnitude plot 
does not exhibit an overshoot at the natural frequency. The 
phase plot does not cross -180° and is a characteristic of the 
minimum-phase systems such most of the buck-derived dc­
dc converters. Therefore, establishing a control technique is 
relatively simple. The magnitude and the phase of input-to­
output voltage transfer function lvlv with respect to frequency 
as given in (28) are shown in Figs. 8 and 9. The response 
characteristics of lvIv are similar to that of Tp and differ only 
in the values of the dc gain. Fig. 10 and Fig. 11 show the 
magnitude and phase of the input impedance Zi as given 
in (34). At dc, the input resistance is governed by the load 
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Fig. 8. Theoretically obtained magnitude plot of input-to-output voltage 
transfer function Mv. 
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Fig. 9. Theoretically obtained phase plot of input-to-output voltage transfer 
function Mv. 
resistance as given in (36) and is equal to RiO ;:::::: 13.06 n. As 
the frequency increases, the input impedance increases, where 
the reactance of L2 is significant. From the phase plot, one 
may observe that the phase is zero at dc and reaches 900 with 
increase in frequency showing the effect of the inductance L2. 
The magnitude and phase of the small-signal output impedance 
of the dual-SEPle dc-dc converter as provided in (38) are 
shown in Figs. 12 and 13. The value of the impedance at dc 
is Roo ;:::::: 10 mn and agrees with (39). The output impedance 
increases with frequency and is inductive up to fa. Beyond fa, 
the output impedance decreases with increase in frequency and 
is capacitive. 
B. Actual Circuit Simulations 
The dual-SEPle dc-dc converter shown in Fig. I was 
simulated on Saber circuit simulator for the values given 
in Section IV-A. A basic pulse-width modulator circuit was 
constructed. The carrier sawtooth voltage waveform with an 
amplitude of VTm = 5 V and a control voltage of Vc = 1.5 
V were considered. A small-signal perturbation in the control 
voltage provided a small-signal variation in the duty cycle 
given by d = vc/VTm [2]. Fig. 14 shows a comparison 
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of theory and simulations for Tp. Subsequently, the input 
voltage was perturbed about the operating point VI by injecting 
a sinusoidal test voltage in series with VI. Fig. 15 shows 
the comparison of theoretical and simulation results for lvIv 
validating the predicted analysis. 
C. Circuit with Four Reactive Components Described by 
Second-Order Transfer Functions 
From the circuit of dual-SEPle dc-dc converter shown in 
Fig. 1, one may speculate that the circuit is of fourth order 
due to the presence of two pairs of inductors and capacitors. 
However, the transfer functions derived in Section III are 
of second order. Based on the circuit operation [1], during 
the MOSFET ON interval, only one inductor and two series 
capacitors are present and the overall loop is of second order. 
Similarly, during MOSFET OFF interval, the loop presents 
two inductors and two capacitors both in series yielding second 
order state equations. Thus, the overall transfer function is that 
of the second order and the dominant effect is produced by 
the output stage comprising of the diode Do and the low-pass 
filter L2, C2, RL. It must be noted that the reduction in the 
order is not inherent in the SEPle converter and the transfer 
functions are of fourth order [3]. 
Fig. 12. Theoretically obtained magnitude plot of output impedance Zoo 
Fig. 13. Theoretically obtained phase plot of output impedance Zoo 
V. CONCLUSION 
This paper has presented the derivation of a small-signal 
model of a dual-SEPIC dc-dc converter operating in con­
tinuous conduction mode. Using circuit averaging technique, 
the averaged and the large-signal models have also been 
developed. The following expressions have been derived: 
duty cycle-to-output voltage and input-to-output voltage trans­
fer function, input impedance, and output impedance. The 
parasitic resistances have also been included in the model 
development. A design example has been considered and the 
properties of these transfer functions have been analyzed. 
Switched-circuit simulations have been performed on Saber 
circuit simulator to validate the correctness of the theoretically 
obtained transfer functions. Good agreement between the 
theoretical and simulation results was observed. 
A practical explanation on how a dual-SEPIC dc-dc con­
verter comprising of four reactive components yields second­
order transfer functions has been discussed. It must be noted 
that this phenomenon does not occur in conventional SEPIC 
converters or Cuk converters, where fourth-order transfer func­
tions are obtained. Therefore, designing closed-loop circuits 
for the dual-SEPIC converters is comparatively easier than 
those for the traditional SEPIC counterparts. 
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Fig. 14. Comparison of theoretical and simulation results for the duty cycle­
to-output voltage transfer function. 
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